#### ECE/CS 552: Review for Final


Instructor: Mikko H Lipasti


Fall 2010 University of Wisconsin-Madison


#### Midterm 2 Details

- Final exam slot: Mon., 12/20, 12:25pm, EH2317
- No calculators, electronic devices
- Bring cheat sheet
- 8.5x11 sheet of paper
- Similar to midterm - Some design problems
  - Some analysis problems
- Some multiple-choice problems
- Check learn@uw for recorded grades


#### Integer Multiply and Divide Midterm Scope • Chapter 3.3-3.5: - Multiplication, Division, Floating Point • Integer multiply • Chapter 4.10-4.11: Enhancing performance - Combinational - Superscalar lecture notes - Multicycle - MIPS R10K reading on course web page - Booth's algorithm • Chapter 5: Memory Hierarchy - Caches, virtual memory • Integer divide - SECDED (handout) - Multicycle restoring • Chapter 6: I/O - Non-restoring • Chapter 5.7-5.9, 7: Multiprocessors - Lecture notes on power and multicore - Lecture notes on multithreading










Current	Bit to	Explanation	Example	Operation
bit 1	right 0	Begins run of '1'	00001111000	Subtract
1	0	Begins run of T	00001111000	Subiraci
1	1	Middle of run of '1'	00001111000	Nothing
0	1	End of a run of '1'	00001111000	Add
0	0	Middle of a run of '0'	00001111000	Nothing



				1 bit B	Booth
2	hite/	ovolo I	Booth's	00	+0
2	DIIS/	CYCIEI	Dubuna	01	+M;
				10	-M;
				11	+0
Current	Previous	Operation	Explanation		
00	0	+0;shift 2	[00] => +0, [00] => +0; 2x(+0)	)+(+0)	)=+0
00	1	+M; shift 2	[00] => +0, [01] => +M; 2x(+0)	<b>)</b> +(+N	/I)=+M
01	0	+M; shift 2	[01] => +M, [10] => -M; 2x(+M	<b>/)</b> +(-M	)=+M
01	1	+2M; shift 2	[01] => +M, [11] => +0; 2x(+1	<b>V)+(+(</b>	0)=+2
10	0	-2M; shift 2	[10] => -M, [00] => +0; 2x(-M)	)+(+0)	=-2M
10	1	-M; shift 2	[10] => -M, [01] => +M; 2x(-M	)+(+M	)=-M
11	0	-M; shift 2	[11] => +0, [10] => -M; 2x(+0	)+(-M)	=-M
11	1	+0; shift 2	[11] => +0, [11] => +0; 2x(+0)	)+(+0)	)=+0







#### Non-restoring Division • Consider remainder to be restored: $R_i = R_{i,1} - d < 0$ - Since $R_i$ is negative, we must restore it, right? - Well, maybe not. Consider next step i+1:

- $R_{i+1} = 2 x (R_i) d = 2 x (R_i d) + d$
- $\bullet$  Hence, we can compute  $R_{i+1}$  by not restoring  $R_i,$  and adding d instead of subtracting d
  - Same value for  $\boldsymbol{R}_{i+1}$  results
- Throughput of 1 bit per cycle

#### NR Division Example

Iteration	Step	Divisor	Remainder
0	Initial values	0010	0000 0111
0	Shift rem left 1	0010	0000 1110
1	2: Rem = Rem - Div	0010	1110 1110
1	3b: Rem < 0 (add next), sll 0	0010	1101 1100
2	2: Rem = Rem + Div	0010	1111 1100
2	3b: Rem < 0 (add next), sll 0	0010	1111 1000
3	2: Rem = Rem + Div	0010	0001 1000
3	3a: Rem > 0 (sub next), sll 1	0010	0011 0001
4	Rem = Rem – Div	0010	0001 0001
4	Rem > 0 (sub next), sll 1	0010	0010 0011
	Shift Rem right by 1	0010	0001 0011

#### Floating Point Summary

- Floating point representation
  - Normalization
  - Overflow, underflow
  - Rounding
- Floating point add
- Floating point multiply

## Floating Point Still use a fixed number of bits Sign bit S, exponent E, significand F

- Value:  $(-1)^{S} \times F \times 2^{E}$
- IEEE 754 standard SE

	Size	Exponent	Significand	Range
Single precision	32b	8b	23b	2x10 <sup>+/-38</sup>
Double precision	64b	11b	52b	2x10+/-308

#### **Floating Point Normalization**

- S,E,F representation allows more than one representation for a particular value, e.g. 1.0 x 10<sup>5</sup> = 0.1 x 10<sup>6</sup> = 10.0 x 10<sup>4</sup>
  - This makes comparison operations difficult
  - Prefer to have a single representation
- Hence, normalize by convention:
  - Only one digit to the left of the floating point
  - In binary, that digit must be a 1
    - Since leading '1' is implicit, no need to store itHence, obtain one extra bit of precision for free

#### FP Overflow/Underflow

- FP Overflow
  - Analogous to integer overflow
  - Result is too big to represent
  - Means exponent is too big
- FP Underflow
  - Result is too small to represent
  - Means exponent is too small (too negative)
- Both raise an exception under IEEE754


**FP** Rounding

- Rounding is important
- Small errors accumulate over billions of ops
  FP rounding hardware helps
  - Compute extra guard bit beyond 23/52 bits
  - Further, compute additional round bit beyond that
    Multiply may result in leading 0 bit, normalize shifts guard
  - bit into product, leaving round bit for rounding
    Finally, keep sticky bit that is set whenever '1' bits are "lost" to the right

21

23

Differentiates between 0.5 and 0.50000000001





#### **FP** Multiplication


- Sign:  $P_s = A_s \text{ xor } B_s$
- Exponent:  $P_E = A_E + B_E$
- Due to bias/excess, must subtract bias
   e e1 + e2
  - E = e + 1023 = e1 + e2 + 1023
  - $$\begin{split} E &= (E1 1023) + (E2 1023) + 1023 \\ E &= E1 + E2 1023 \end{split}$$
- Significand:  $P_F = A_F \times B_F$
- Standard integer multiply (23b or 52b + g/r/s bits)
   Use Wallace tree of CSAs to sum partial products


#### **FP** Multiplication


- Compute sign, exponent, significand
- Normalize
  - Shift left, right by 1
- Check for overflow, underflow
- Round
- Normalize again (if necessary)




















#### Superscalar Summary **Memory Hierarchy** • Instruction flow • Memory - Branches, jumps, calls: predict target, direction - Just an "ocean of bits" - Fetch alignment - Many technologies are available - Instruction cache misses • Key issues • Register data flow - Technology (how bits are stored) - Register renaming: RAW/WAR/WAW - Placement (where bits are stored) · Memory data flow - Identification (finding the right bits) - In-order stores: WAR/WAW - Replacement (finding space for new bits) - Store queue: RAW Write policy (propagating changes to bits) • Must answer these regardless of memory type - Data cache misses 32


Туре	Size	Speed	Cost/bi
Register	<1KB	< 1ns	\$\$\$\$
On-chip SRAM	8KB-6MB	< 10ns	\$\$\$
Off-chip SRAM	1Mb - 16Mb	< 20ns	\$\$
DRAM	64MB - 1TB	< 100ns	\$
Disk	40GB - 1PB	< 20ms	~0










# Why Does a Hierarchy Work? Locality of reference Temporal locality Reference same memory location repeatedly Spatial locality Reference near neighbors around the same time Empirically observed Significant! Even small local storage (8KB) often satisfies >90% of references to multi-MB data set





- Analogy:
- Library (Disk)
- Bookshelf (Main memory)
- Stack of books on desk (off-chip cache)
- Opened book on desk (on-chip cache)
- Likelihood of:
  - Referring to same book or chapter again?
    - · Probability decays over time
    - · Book moves to bottom of stack, then bookshelf, then library
  - Referring to chapter n+1 if looking at chapter n?
















Place	ement and Id	lentification	
Portion	Length	Purpose	
Offset	o=log2(block size)	Select word within block	
Index	i=log2(number of sets)	Select set of blocks	
Tag	t=32 - o - i	ID block within set	
- <64 - <64	ler: < <b>BS</b> =block size, 64,64>: o=6, i=6, t=20: 16,64>: o=6, i=4, t=22: 1,64>: o=6, i=0, t=26: f	direct-mapped (S=B) 4-way S-A (S = B / 4)	
• Total s	size = BS x B = BS x	S x (B/S)	4




















#### Cache Miss Rates: 3 C's [Hill]


· Compulsory miss

- First-ever reference to a given block of memory

- Capacity
  - Working set exceeds cache capacity
- Useful blocks (with future references) displaced • Conflict
- - Placement restrictions (not fully-associative) cause useful blocks to be displaced
  - Think of as capacity within set

#### **Caches Summary**


- Four questions
  - Placement
    - · Direct-mapped, set-associative, fully-associative
  - Identification
  - Tag array used for tag check
  - Replacement
  - LRU, FIFO, Random
  - Write policy
    - Write-through, writeback





#### Main Memory and Virtual Memory


• Use of virtual memory


- Main memory becomes another level in the memory hierarchy
- Enables programs with address space or working set that exceed physically available memory No need for programmer to manage overlays, etc.
  - Sparse use of large address space is OK
- Allows multiple users or programs to timeshare limited amount of physical memory space and address space
- Bottom line: efficient use of expensive resource, and ease of programming



















#### **Virtual Memory Protection**

- Each process/program has private virtual address space
- Automatically protected from rogue programsSharing is possible, necessary, desirable
- Avoid copying, staleness issues, etc.
- Sharing in a controlled manner
  - Grant specific permissions
    - Read
    - Write
    - Execute
    - Any combination
  - $-\,$  Store permissions in PTE and TLB



#### VA Synonyms

- Virtually-addressed caches are desirable - No need to translate VA to PA before cache lookup
  - Faster hit time, translate only on misses
- However, VA synonyms cause problems
- Can end up with two copies of same physical line
- Solutions:
  - Flush caches/TLBs on context switch
  - Extend cache tags to include PID
    - Effectively a shared VA space (PID becomes part of address)



#### **Error Correcting Codes**

- Probabilities:
  - P(1 word no errors) > P(single error) > P(two errors) >> P(>2 errors)
- Detection signal a problem
- Correction restore data to correct value
- Most common
  - Parity single error detection
  - SECDED single error correction; double bit detection

#### 1-bit ECC

Power	Correct	#bits	Comments
Nothing	0,1	1	
SED	00,11	2	01,10 detect errors
SEC	000,111	3	$001,010,100 \Rightarrow 0$ $110,101,011 \Rightarrow 1$
SECDED	0000,1111	4	One 1 => 0 Two 1's => error
			Three 1's $\Rightarrow$ 1

#### ECC

• Reduced overhead by doing codes on word, not bit

# bits	SED overhead	SECDED overhead
1	1 (100%)	3 (300%)
32	1 (3%)	7 (22%)
64	1 (1.6%)	8 (13%)
n	1 (1/n)	$1 + \log_2 n + a$ little

#### 64-bit ECC

- 64 bits data with 8 check bits dddd.....d ccccccccc
- Use eight by 9 SIMMS = 72 bits
- Intuition
  - One check bit is parity
  - Other check bits point to
    - Error in data, or
    - Error in all check bits, or
    - No error

\_\_\_\_

#### ECC

- To store (write)
  - Use data<sub>0</sub> to compute check<sub>0</sub>
  - Store data<sub>0</sub> and check<sub>0</sub>
- To load
  - Read data<sub>1</sub> and check<sub>1</sub>
  - Use data<sub>1</sub> to compute check<sub>2</sub>
  - Syndrome = check<sub>1</sub> xor check<sub>2</sub>
    I.e. make sure check bits are equal


Bit Position	1	2	3	4	5	6	7	8	$C_2 = b_1 \oplus b_3 \oplus C_3 = b_2 \oplus b_2 \oplus D_3 $
Codeword	$C_1$	$C_2$	$b_1$	$C_3$	$b_2$	$b_3$	$b_4$	Р	$P = even_pa$
Original data	1	0	1	1	0	1	0	0	Syndrome
No corruption	1	0	1	1	0	1	0	0	0 0 0, P ok
1 bit corrupted	1	0	0	1	0	1	0	0	011, P !ok
2 bits corrupted	1	0	0	1	1	1	0	0	110, P ok
data bits, 3 chec yndrome is xor If (syndrome==0	of cl	necl I (pa	c bit rity (	ts Ć OK)	1-3 => г			posit	ion pointed

#### Memory Hierarchy Summary

#### • Memory hierarchy: Register file

- Under compiler/programmer control
- Complex register allocation algorithms to optimize utilization
- Memory hierarchy: Virtual Memory
  - Placement: fully flexible
  - Identification: through page table
  - Replacement: approximate LRU or LFU
  - Write policy: write-through

# **Summary Page tables Porward page table Port = PTBR + VPN \* sizeof(PTE) Multilevel page table Pres structure enables more compact storage for sparsely gopulated address space Inverted or hashed page table Stores PTE for each real page instead of each virtual page HT size scales up with physical memory Also used for protection, sharing at page level**





#### I/O Device Examples


Device	I or O?	Partner	Data Rate KB/s
Mouse	Ι	Human	0.01
Display	0	Human	60,000
Modem	I/O	Machine	2-8
LAN	I/O	Machine	500-6000
Tape	Storage	Machine	2000
Disk	Storage	Machine	2000- 100,000


#### I/O Performance


- What is performance?
- Supercomputers read/write 1GB of data - Want high bandwidth to vast data (bytes/sec)
- Transaction processing does many independent small I/Os
  - Want high I/O rates (I/Os per sec)
  - May want fast response times
- File systems
  - Want fast response time first
  - Lots of locality











### Multiprocessor Motivation


- So far: one processor in a system
- Why not use N processors
   Higher throughput via parallel jobs
  - Cost-effective
    - Adding 3 CPUs may get 4x throughput at only 2x cost
  - Lower latency from multithreaded applications
    Software vendor has done the work for you
    - Software vendor has done the worl
      E.g. database, web server
  - Lower latency through parallelized applications

87

Much harder than it sounds

#### Connect at Memory: Multiprocessors

- Shared Memory Multiprocessors
  - All processors can address all physical memory
  - Demands evolutionary operating systems changes
  - Higher throughput with no application changes
  - Low latency, but requires parallelization with proper synchronization
- Most successful: Symmetric MP or SMP - 2-64 microprocessors on a bus
  - Too much bus traffic so add caches




Why Multicore				
	Core	Core Core	CoreCoreCoreCore	
	Single Core	Dual Core	Quad Core	
Core area	А	~A/2	~A/4	
Core power	W	~W/2	~W/4	
Chip power	W + O	W + O'	W + O"	
Core performance	Р	0.9P	0.8P	
Chip performance	Р	1.8P	3.2P	


### **Dynamic Power**


$$P_{dyn} \approx k C V^2 A f$$

- Aka AC power, switching power
  Static CMOS: current flows when transistors turn on/off


  Combinational logic evaluates Sequential logic (flip-flop, latch) captures new value (clock edge)
- Terms
- C: capacitance of circuit (wire length, no. & size of transistors)
  V: supply voltage
  A: activity factor
- f: frequency
- Moore's Law: which terms increase, which decrease?
   Historically voltage scaling has saved us, but not any more







MT Approach	Resources shared between threads	Context Switch Mechanism
None	Everything	Explicit operating system context switch
Fine-grained	Everything but register file and control logic/state	Switch every cycle
Coarse-grained	Everything but I-fetch buffers, register file and con trol logic/state	Switch on pipeline stall
SMT	Everything but instruction fetch buffers, return address stack, architected register file, control logic/state, reorder buffer, store queue, etc.	All contexts concurrently active; no switching
СМТ	Various core components (e.g. FPU), secondary cache, system interconnect	All contexts concurrently active; no switching
CMP	Secondary cache, system interconnect	All contexts concurrently active; no switching



#### Summary

- Why multicore now?
- Thread-level parallelism
- Shared-memory multiprocessors
  - Coherence
  - Memory ordering
  - Split-transaction buses
- $\bullet$  Multithreading
- Multicore processors

© Hill, Lipasti

#### Midterm Scope

#### • Chapter 3.3-3.5:

- Multiplication, Division, Floating Point
- Chapter 4.10-4.11: Enhancing performance - Superscalar lecture notes
- <u>MIPS R10K reading</u> on course web page
  Chapter 5: Memory Hierarchy
- Caches, virtual memory
   SECDED (handout)
- Chapter 6: I/O

97

- Chapter 5.7-5.9, 7: Multiprocessors – Lecture notes on power and multicore
  - Lecture notes on multithreading

98