## ECE/CS 552: Review for Final

Instructor:Mikko H Lipasti
Fall 2010
University of Wisconsin-Madison

## Midterm Scope

- Chapter 3.3-3.5:
- Multiplication, Division, Floating Point
- Chapter 4.10-4.11: Enhancing performance
- Superscalar lecture notes
- MIPS R10K reading on course web page
- Chapter 5: Memory Hierarchy
- Caches, virtual memory
- SECDED (handout)
- Chapter 6: I/O
- Chapter 5.7-5.9, 7: Multiprocessors
- Lecture notes on power and multicore
- Lecture notes on multithreading


## Midterm 2 Details

- Final exam slot: Mon., 12/20, 12:25pm, EH2317
- No calculators, electronic devices
- Bring cheat sheet
$-8.5 \times 11$ sheet of paper
- Similar to midterm
- Some design problems
- Some analysis problems
- Some multiple-choice problems
- Check learn@uw for recorded grades


## Integer Multiply and Divide

- Integer multiply
- Combinational
- Multicycle
- Booth's algorithm
- Integer divide
- Multicycle restoring
- Non-restoring
Non-restoring



Booth's Algorithm


## Booth's Encoding

- Really just a new way to encode numbers
- Normally positionally weighted as $2^{n}$
- With Booth, each position has a sign bit
- Can be extended to multiple bits

| 0 | 1 | 1 | 0 | Binary |
| :--- | :--- | :--- | :--- | :--- |
| +1 | 0 | -1 | 0 | 1 -bit Booth |
| +2 |  | -2 |  | 2-bit Booth |

## 2-bits/cycle Booth Multiplier

- For every pair of multiplier bits
- If Booth’s encoding is '-2'
- Shift multiplicand left by 1 , then subtract
- If Booth's encoding is ' -1 '
- Subtract
- If Booth's encoding is ' 0 '
- Do nothing
- If Booth's encoding is ' 1 ' - Add
- If Booth's encoding is ' 2 '
- Shift multiplicand left by 1 , then add

| 2 bits/cycle |  |  |  | 1 bit Booth |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Booth's | 00 0 |
|  |  |  | BoOth S 01 | 01 +M ; |
|  |  |  |  | $10{ }^{10}$ |
|  |  |  |  | 11 +0 |
| Current | Previous | Operation | Explanation |  |
| 00 | 0 | +0; shift 2 | [00] $=>+0,[00]=>+0 ; 2 x(+0)+(+0)=+0$ |  |
| 00 | 1 | +M; shift 2 | $[00]=>+0,[01]=>+M ; 2 x(+0)+(+M)=+M$ |  |
| 01 | 0 | +M; shift 2 | $[01]=>+M,[10]=>-M ; 2 x(+M)+(-M)=+M$ |  |
| 01 | 1 | +2M; shift 2 | [01] $=>+\mathrm{M},[11]=>+0 ; 2 x(+M)+(+0)=+2 M$ |  |
| 10 | 0 | -2M; shift 2 | $[10]=>-M,[00]=>+0 ; 2 x(-M)+(+0)=-2 M$ |  |
| 10 | 1 | -M; shift 2 | $[10] ~=>-M,[01] ~=>+M ; 2 x(-M)+(+M)=-M$ |  |
| 11 | 0 | -M; shift 2 | $[11] ~=>+0,[10]=>-M ; 2 x(+0)+(-M)=-M$ |  |
| 11 | 1 | +0; shift 2 | $[11]=>+0,[11]=>+0 ; 2 x(+0)+(+0)=+0$ |  |

## Integer Division

- Again, back to $3^{\text {rd }}$ grade




## Non-restoring Division

- Consider remainder to be restored:
$R_{i}=R_{i-1}-d<0$
- Since $R_{i}$ is negative, we must restore it, right?
- Well, maybe not. Consider next step $\mathrm{i}+1$ :
$R_{i+1}=2 \times\left(R_{i}\right)-d=2 x\left(R_{i}-d\right)+d$
- Hence, we can compute $\mathrm{R}_{\mathrm{i}+1}$ by not restoring $\mathrm{R}_{\mathrm{i}}$, and adding $d$ instead of subtracting $d$
- Same value for $\mathrm{R}_{\mathrm{i}+1}$ results
- Throughput of 1 bit per cycle


## Floating Point Summary

- Floating point representation
- Normalization
- Overflow, underflow
- Rounding
- Floating point add
- Floating point multiply

NR Division Example

| Iteration | Step | Divisor | Remainder |
| :---: | :--- | :--- | :--- |
| 0 | Initial values | 0010 | 00000111 |
|  | Shift rem left 1 | 0010 | 00001110 |
| 1 | 2: Rem $=$ Rem - Div | 0010 | 11101110 |
|  | 3b: Rem < 0 (add next), sll 0 | 0010 | 11011100 |
| 2 | 2: Rem $=$ Rem + Div | 0010 | 11111100 |
|  | 3b: Rem $<0$ (add next), sll 0 | 0010 | 11111000 |
| 3 | 2: Rem $=$ Rem + Div | 0010 | 00011000 |
|  | 3a: Rem > 0 (sub next), sll 1 | 0010 | 00110001 |
| 4 | Rem $=$ Rem - Div | 0010 | 00010001 |
|  | Rem >0 (sub next), sll 1 | 0010 | 00100011 |
|  | Shift Rem right by 1 | 0010 | 00010011 |

## Floating Point

- Still use a fixed number of bits
- Sign bit S, exponent E, significand F
- Value: $(-1)^{\mathrm{S}} \times \mathrm{F} \times 2^{\mathrm{E}}$
- IEEE 754 standard S| E F F

|  | Size | Exponent | Significand | Range |
| :--- | :--- | :--- | :--- | :--- |
| Single precision | 32 b | 8 b | 23 b | $2 \times 10^{+/-38}$ |
| Double precision | 64 b | 11 b | 52 b | $2 \times 10^{+/-308}$ |

## Floating Point Normalization

- S,E,F representation allows more than one representation for a particular value, e.g.
$1.0 \times 10^{5}=0.1 \times 10^{6}=10.0 \times 10^{4}$
- This makes comparison operations difficult
- Prefer to have a single representation
- Hence, normalize by convention:
- Only one digit to the left of the floating point
- In binary, that digit must be a 1
- Since leading ' 1 ' is implicit, no need to store it
- Hence, obtain one extra bit of precision for free


## FP Overflow/Underflow

- FP Overflow
- Analogous to integer overflow
- Result is too big to represent
- Means exponent is too big
- FP Underflow
- Result is too small to represent
- Means exponent is too small (too negative)
- Both raise an exception under IEEE754


## FP Rounding

- Rounding is important
- Small errors accumulate over billions of ops
- FP rounding hardware helps
- Compute extra guard bit beyond 23/52 bits
- Further, compute additional round bit beyond that
- Multiply may result in leading 0 bit, normalize shifts guard bit into product, leaving round bit for rounding
- Finally, keep sticky bit that is set whenever ' 1 ' bits are "lost" to the right
- Differentiates between 0.5 and 0.500000000001



## FP Multiplication

- Sign: $P_{s}=A_{s}$ xor $B_{s}$
- Exponent: $\mathrm{P}_{\mathrm{E}}=\mathrm{A}_{\mathrm{E}}+\mathrm{B}_{\mathrm{E}}$
- Due to bias/excess, must subtract bias
e = e1 + e2
$\mathrm{E}=\mathrm{e}+1023=\mathrm{e} 1+\mathrm{e} 2+1023$
$\mathrm{E}=(\mathrm{E} 1-1023)+(\mathrm{E} 2-1023)+1023$
$\mathrm{E}=\mathrm{E} 1+\mathrm{E} 2-1023$
- Significand: $\mathrm{P}_{\mathrm{F}}=\mathrm{A}_{\mathrm{F}} \times \mathrm{B}_{\mathrm{F}}$
- Standard integer multiply (23b or 52b $+\mathrm{g} / \mathrm{r} / \mathrm{s}$ bits)
- Use Wallace tree of CSAs to sum partial products


## FP Multiplication

- Compute sign, exponent, significand
- Normalize
- Shift left, right by 1
- Check for overflow, underflow
- Round
- Normalize again (if necessary)


## Limitations of Scalar Pipelines

- Scalar upper bound on throughput
- IPC <= 1 or CPI >= 1
- Solution: wide (superscalar) pipeline
- Inefficient unified pipeline
- Long latency for each instruction
- Solution: diversified, specialized pipelines
- Rigid pipeline stall policy
- One stalled instruction stalls all newer instructions
- Solution: Out-of-order execution


## Impediments to High IPC



## Branch Condition Prediction



- Hardware table remembers
- History of past several branches encoded by FSM
- Current state used to generate prediction
- State of the art:
- Multiple FSMs, dynamically pick "best" one
- Major topic in 752 and research community


## Register Data Flow

- Program data dependences cause hazards
- True dependences (RAW)
- Antidependences (WAR)
- Output dependences (WAW)
- When are registers read and written?
- Out of program order!
- Hence, any/all of these can occur
- Solution to all three: register renaming

Register Renaming


## Memory Data Flow

- Main impediments:
- Memory data dependences:
- WAR/WAW: stores commit in order
- Hazards not possible. Why?
- RAW: loads must check pending stores
- Store queue keeps track of pending store addresses
- Loads check against these addresses
- Similar to register bypass logic
- Comparators are 32 or 64 bits wide (address size)
- Major source of complexity in modern designs
- Data cache misses

Superscalar Summary


## Memory Hierarchy

- Memory
- Just an "ocean of bits"
- Many technologies are available
- Key issues
- Technology (how bits are stored)
- Placement (where bits are stored)
- Identification (finding the right bits)
- Replacement (finding space for new bits)
- Write policy (propagating changes to bits)
- Must answer these regardless of memory type

| Types of Memory |  |  |  |
| :--- | :--- | :--- | :--- |
| Type Size Speed <br> Register $<1 \mathrm{~KB}$ $<1 \mathrm{~ns}$ <br> $\$ \$ \$$   <br> On-chip SRAM $8 \mathrm{~KB}-6 \mathrm{MB}$ $<10 \mathrm{~ns}$ <br> O\$\$   <br> Off-chip SRAM $1 \mathrm{Mb}-16 \mathrm{Mb}$ $<20 \mathrm{~ns}$ <br> DRAM $64 \mathrm{MB}-1 \mathrm{~TB}$ $<100 \mathrm{~ns}$ <br> Disk $40 \mathrm{~GB}-1 \mathrm{~PB}$ $<20 \mathrm{~ms}$ | $\sim 0$ |  |  |

Memory Hierarchy


## Why Memory Hierarchy?

- Need lots of bandwidth

- Need lots of storage
- 64MB (minimum) to multiple TB
- Must be cheap per bit
- (TB x anything) is a lot of money!
- These requirements seem incompatible


## Why Memory Hierarchy?

- Fast and small memories
- Enable quick access (fast cycle time)
- Enable lots of bandwidth (1+ L/S/I-fetch/cycle)
- Slower larger memories
- Capture larger share of memory
- Still relatively fast
- Slow huge memories
- Hold rarely-needed state
- Needed for correctness
- All together: provide appearance of large, fast memory with cost of cheap, slow memory


## Why Does a Hierarchy Work?

- Locality of reference
- Temporal locality
- Reference same memory location repeatedly
- Spatial locality
- Reference near neighbors around the same time
- Empirically observed
- Significant!
- Even small local storage (8KB) often satisfies $>90 \%$ of references to multi-MB data set


## Why Locality?

- Analogy:
- Library (Disk)
- Bookshelf (Main memory)
- Stack of books on desk (off-chip cache)
- Opened book on desk (on-chip cache)
- Likelihood of:
- Referring to same book or chapter again?
- Probability decays over time
- Book moves to bottom of stack, then bookshelf, then library
- Referring to chapter $n+1$ if looking at chapter $n$ ?



## Four Burning Questions

- These are:
- Placement
- Where can a block of memory go?
- Identification
- How do I find a block of memory?
- Replacement
- How do I make space for new blocks?
- Write Policy
- How do I propagate changes?
- Consider these for caches
- Usually SRAM
- Will consider main memory, disks later


## Caches: Set-associative



Caches: Direct-Mapped


Caches: Fully-associative


Placement and Identification

| 32-bit Address |  |  |
| :---: | :---: | :---: |
|  | Tag | Index Offset |
| Portion | Length | Purpose |
| Offset | $\mathrm{o}=\log _{2}$ (block size) | Select word within block |
| Index | $\mathrm{i}=\log _{2}$ (number of sets) | Select set of blocks |
| Tag | $\mathrm{t}=32-\mathrm{o}-\mathrm{i}$ | ID block within set |

- Consider: <BS=block size, $\mathrm{S}=$ sets, $\mathrm{B}=$ blocks $>$
- <64,64,64>: $o=6, i=6, t=20$ : direct-mapped (S=B)
- <64,16,64>: o=6, i=4, t=22: 4-way S-A (S = B / 4)
$-<64,1,64>: ~ o=6, i=0, t=26$ : fully associative ( $\mathrm{S}=1$ )
- Total size $=\mathrm{BS} \times \mathrm{B}=\mathrm{BS} \times \mathrm{S} \times(\mathrm{B} / \mathrm{S})$

Cache Example

- 32B Cache: <BS=4,S=4,B=8>
- $\mathrm{o}=2$, $\mathrm{i}=2, \mathrm{t}=2$; 2-way set-associative
- Initially empty
- Only tag array shown on right
- Trace execution of:

| Reference | Binary | Set/Way | Hit/Miss |
| :--- | :--- | :--- | :--- |
| Load 0×2A | 101010 | $2 / 0$ | Miss |
| Load 0×2B | 101011 | $2 / 0$ | Hit |
| Load $0 \times 3 \mathrm{C}$ | 111100 | $3 / 0$ | Miss |
| Load $0 \times 20$ | 100000 | $0 / 0$ | Miss |
| Load $0 \times 33$ | 110011 | $0 / 1$ | Miss |
| Load 0x11 | 010001 | $0 / 0($ lru $)$ | Miss/Evict |
| Store 0×29 | 101001 | $2 / 0$ | Hit/Dirty |



I-Caches and Pipelining


## D-Caches and Pipelining

- Pipelining loads from cache
- Hit/Miss signal from cache
- Stalls pipeline or inject NOPs?
- Hard to do in current real designs, since wires are too slow for global stall signals
- Instead, treat more like branch misprediction
- Cancel/flush pipeline
- Restart when cache fill logic is done


## Caches and Performance

- Caches
- Enable design for common case: cache hit
- Cycle time, pipeline organization
- Recovery policy
- Uncommon case: cache miss
- Fetch from next level
- Apply recursively if multiple levels
- What to do in the meantime?
- What is performance impact?
- Various optimizations are possible


## Cache Misses and Performance

- How does this affect performance?
- Performance = Time / Program

$=$| $\frac{\text { Instructions }}{\text { Program }}$ |
| :---: |
| (code size) |

- Cache organization affects cycle time
- Hit latency
- Cache misses affect CPI


## Cache Misses and CPI

$$
\text { CPI }=\frac{\text { cycles }_{\text {hit }}}{\text { inst }}+\sum_{l=1}^{n} P_{l} \times M P I_{l}
$$

- $P_{1}$ is miss penalty at each of $n$ levels of cache
- MPI $_{1}$ is miss rate per instruction at each of $n$ levels of cache
- Miss rate specification:
- Per instruction: easy to incorporate in CPI


## Cache Miss Rate

- Determined by:
- Program characteristics
- Temporal locality
- Spatial locality
- Cache organization
- Block size, associativity, number of sets
- Per reference: must convert to per instruction
- Local: misses per local reference
- Global: misses per ifetch or load or store


## D-Caches and Pipelining

- Stores more difficult
- MEM stage:
- Perform tag check
- Only enable write on a hit
- On a miss, must not write (data corruption)
- Problem:
- Must do tag check and data array access sequentially
- This will hurt cycle time
- Better solutions exist
- Beyond scope of this course
- If you want to do a data cache in your project, come talk to me!


## Cache Miss Rates: 3 C's [Hill]

- Compulsory miss
- First-ever reference to a given block of memory
- Capacity
- Working set exceeds cache capacity
- Useful blocks (with future references) displaced
- Conflict
- Placement restrictions (not fully-associative) cause useful blocks to be displaced
- Think of as capacity within set


## Caches Summary

- Four questions
- Placement
- Direct-mapped, set-associative, fully-associative
- Identification
- Tag array used for tag check
- Replacement
- LRU, FIFO, Random
- Write policy
- Write-through, writeback


## Caches Summary

$$
C P I=\frac{\text { cycles }_{\text {hit }}}{\text { inst }}+\sum_{l=1}^{n} P_{l} \times M P I_{l}
$$

- Hit latency
- Block size, associativity, number of blocks
- Miss penalty
- Overhead, fetch latency, transfer, fill
- Miss rate
- 3 C's: compulsory, capacity, conflict
- Determined by locality, cache organization


## Register File

- Registers managed by programmer/compiler
- Assign variables, temporaries to registers
- Limited name space matches available storage
- Learn more in CS536, CS701

| Placement | Flexible (subject to data type) |
| :--- | :--- |
| Identification | Implicit (name == location) |
| Replacement | Spill code (store to stack frame) |
| Write policy | Write-back (store on replacement) |

## Main Memory and Virtual Memory

- Use of virtual memory
- Main memory becomes another level in the memory hierarchy
- Enables programs with address space or working set that exceed physically available memory
- No need for programmer to manage overlays, etc.
- Sparse use of large address space is OK
- Allows multiple users or programs to timeshare limited amount of physical memory space and address space
- Bottom line: efficient use of expensive resource, and ease of programming


## Virtual Memory

- Enables
- Use more memory than system has
- Think program is only one running
- Don't have to manage address space usage across programs
- E.g. think it always starts at address $0 x 0$
- Memory protection
- Each program has private VA space: no-one else can clobber it
- Better performance
- Start running a large program before all of it has been loaded from disk

Address Translation

| VA | PA | Dirty | Ref | Protection |
| :--- | :--- | :--- | :--- | :--- |
| 0x20004000 | 0x2000 | Y/N | Y/N | Read/Write/ <br> Execute |

- O/S and hardware communicate via PTE
- How do we find a PTE?
$-\& P T E=$ PTBR + page number * sizeof(PTE)
- PTBR is private for each program
- Context switch replaces PTBR contents


## Address Translation





## High-Performance VM

- VA translation
- Additional memory reference to PTE
- Each instruction fetch/load/store now 2 memory references - Or more, with multilevel table or has collisions
- Even if PTE are cached, still slow
- Hence, use special-purpose cache for PTEs
- Called TLB (translation lookaside buffer)
- Caches PTE entries
- Exploits temporal and spatial locality (just a cache)



## Virtual Memory Protection

- Each process/program has private virtual address space
- Automatically protected from rogue programs
- Sharing is possible, necessary, desirable
- Avoid copying, staleness issues, etc.
- Sharing in a controlled manner
- Grant specific permissions
- Read
- Write
- Execute
- Any combination
- Store permissions in PTE and TLB


## VM Sharing

- Share memory locations by:
- Map shared physical location into both address spaces:
- E.g. PA 0xC00DA becomes:
- VA 0x2D000DA for process 0
- VA 0x4D000DA for process 1
- Either process can read/write shared location
- However, causes synonym problem


## VA Synonyms

- Virtually-addressed caches are desirable
- No need to translate VA to PA before cache lookup
- Faster hit time, translate only on misses
- However, VA synonyms cause problems
- Can end up with two copies of same physical line
- Solutions:
- Flush caches/TLBs on context switch
- Extend cache tags to include PID
- Effectively a shared VA space (PID becomes part of address)


## Error Detection and Correction

- Main memory stores a huge number of bits
- Probability of bit flip becomes nontrivial
- Bit flips (called soft errors) caused by
- Slight manufacturing defects
- Gamma rays and alpha particles
- Interference
- Etc.
- Getting worse with smaller feature sizes
- Reliable systems must be protected from soft errors via ECC (error correction codes)
- Even PCs support ECC these days


## Error Correcting Codes

- Probabilities:
$-\mathrm{P}(1$ word no errors $)>\mathrm{P}$ (single error $)>\mathrm{P}$ (two errors) >> P(>2 errors)
- Detection - signal a problem
- Correction - restore data to correct value
- Most common
- Parity - single error detection
- SECDED - single error correction; double bit detection

1-bit ECC

| Power | Correct | \#bits | Comments |
| :--- | :--- | :--- | :--- |
| Nothing | 0,1 | 1 |  |
| SED | 00,11 | 2 | 01,10 detect errors |
| SEC | 000,111 | 3 | $001,010,100=>~ 0$ <br> $110,101,011 ~=>~ 1 ~$ |
| SECDED | 0000,1111 | 4 | One 1 => 0 <br> Two 1's => error <br> Three 1's => |

## ECC

- Reduced overhead by doing codes on word, not bit

| \# bits | SED overhead | SECDED overhead |
| :--- | :--- | :--- |
| 1 | $1(100 \%)$ | $3(300 \%)$ |
| 32 | $1(3 \%)$ | $7(22 \%)$ |
| 64 | $1(1.6 \%)$ | $8(13 \%)$ |
| $n$ | $1(1 / n)$ | $1+\log _{2} n+$ a little |

## 64-bit ECC

- 64 bits data with 8 check bits dddd.....d cccccсссс
- Use eight by 9 SIMMS = 72 bits
- Intuition
- One check bit is parity
- Other check bits point to
- Error in data, or
- Error in all check bits, or
- No error


## ECC

- To store (write)
- Use data ${ }_{0}$ to compute check ${ }_{0}$
- Store data ${ }_{0}$ and check ${ }_{0}$
- To load
- Read data ${ }_{1}$ and check ${ }_{1}$
- Use data ${ }_{1}$ to compute check ${ }_{2}$
- Syndrome $=$ check $_{1}$ xor check 2
- I.e. make sure check bits are equal

4-bit SECDED Example
$C_{1}=b_{1} \oplus b_{2} \oplus b_{4}$

| Bit Position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | $C_{2}=b_{1} \oplus b_{3} \oplus b_{4}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $C_{3}$ |  |  |  |  |  |  |  |  |  |


| Codeword | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{C}_{3}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{3}$ | $\mathrm{~b}_{4}$ | P | $C_{3}=b_{2} \oplus b_{3} \oplus b_{4}$ <br> $P=$ even_parity |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Original data | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Syndrome |
| No corruption | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | $000, \mathrm{P}$ ok |
| 1 bit corrupted | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $011, \mathrm{P}$ !ok |
| 2 bits corrupted | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $110, \mathrm{P}$ ok |

- 4 data bits, 3 check bits, 1 parity bit
- Syndrome is xor of check bits $\mathrm{C}_{1-3}$
- If (syndrome==0) and (parity OK) => no error
- If (syndrome != 0 ) and (parity !OK) => flip bit position pointed to by syndrome
- If syndrome != 0 ) and (parity OK) => double-bit error


## Memory Hierarchy Summary

- Memory hierarchy: Register file
- Under compiler/programmer control
- Complex register allocation algorithms to optimize utilization
- Memory hierarchy: Virtual Memory
- Placement: fully flexible
- Identification: through page table
- Replacement: approximate LRU or LFU
- Write policy: write-through


## VM Summary

- Page tables
- Forward page table
- \&PTE = PTBR + VPN * sizeof(PTE)
- Multilevel page table
- Tree structure enables more compact storage for sparsely populated address space
- Inverted or hashed page table
- Stores PTE for each real page instead of each virtual page
- HPT size scales up with physical memory
- Also used for protection, sharing at page level


## Main Memory Summary

- TLB
- Special-purpose cache for PTEs
- Often accessed in parallel with L1 cache
- Main memory design
- Commodity DRAM chips
- Wide design space for
- Minimizing cost, latency
- Maximizing bandwidth, storage
- Susceptible to soft errors
- Protect with ECC (SECDED)
- ECC also widely used in on-chip memories, busses

I/O Device Examples

| Device | I or O? | Partner | Data Rate <br> $\mathrm{KB} / \mathrm{s}$ |
| :---: | :---: | :---: | :---: |
| Mouse | I | Human | 0.01 |
| Display | O | Human | 60,000 |
| Modem | $\mathrm{I} / \mathrm{O}$ | Machine | $2-8$ |
| LAN | I/O | Machine | $500-6000$ |
| Tape | Storage | Machine | 2000 |
| Disk | Storage | Machine | $2000-$ <br> 100,000 |

## I/O Performance

- What is performance?
- Supercomputers read/write 1 GB of data
- Want high bandwidth to vast data (bytes/sec)
- Transaction processing does many independent small I/Os
- Want high I/O rates (I/Os per sec)
- May want fast response times
- File systems
- Want fast response time first
- Lots of locality



## Buses

- Synchronous - has clock
- Everyone watches clock and latches at appropriate phase
- Transactions take fixed or variable number of clocks
- Faster but clock limits length
- E.g. processor-memory
- Asynchronous - requires handshake
- More flexible
- I/O

Interfacing to I/O Devices
u/o Device Communication



## Summary - I/O

- I/O devices
- Human interface - keyboard, mouse, display
- Nonvolatile storage - hard drive, tape
- Communication - LAN, modem
- Buses
- Synchronous, asynchronous
- Custom vs. standard
- Interfacing
- O/S: protection, virtualization, multiprogramming
- Interrupts, DMA, cache coherence


## Multiprocessor Motivation

## Connect at Memory:

 Multiprocessors- Shared Memory Multiprocessors
- All processors can address all physical memory
- Demands evolutionary operating systems changes
- Higher throughput with no application changes
- Low latency, but requires parallelization with proper synchronization
- Most successful: Symmetric MP or SMP
- 2-64 microprocessors on a bus
- Too much bus traffic so add caches


## Leakage Power (Static/DC)

- Transistors aren't perfect on/off switche
- Even in static CMOS, transistors leak
- Channel (source/drain) leakage
- Gate leakage through insulator
- High-K dielectric replacing $\mathrm{SiO}_{2}$ helps
- Leakage compounded by
- Low threshold voltage
- Low $\mathrm{V}_{\text {dh }}=>$ fast switching, more leakag

High $\mathrm{V}_{\mathrm{th}}=>$ slow switching, less leakag
Higher temperature
Temperature increases with powe

- Rough approximation: leakage proportional to area
- Transistors aren't free, unless they're turned off
- Controlling leakage

Power gating (turn off unused blocks)



## Dynamic Power

$$
P_{d y n} \approx k C V^{2} A f
$$

- Aka AC power, switching power
- Static CMOS: current flows when transistors turn on/off - Combinational logic evaluates
- Sequential logic (flip-flop, latch) captures new value (clock edge)
- Terms
- C: capacitance of circuit (wire length, no. \& size of transistors)
- V: supply voltage
- A: activity factor
- f: frequency
- Moore's Law: which terms increase, which decrease? - Historically voltage scaling has saved us, but not any more

Cache Coherence Problem

Load A Store $A<=1$


## Sample Invalidate Protocol (MESI)



Niagara Block Diagram [source: J. Laudon]


- 8 in-order cores, 4 threads each
- 4 L2 banks, 4 DDR2 memory controllers


## Summary

- Why multicore now?
- Thread-level parallelism
- Shared-memory multiprocessors
- Coherence
- Memory ordering
- Split-transaction buses
- Multithreading
- Multicore processors


## Midterm Scope

- Chapter 3.3-3.5:
- Multiplication, Division, Floating Point
- Chapter 4.10-4.11: Enhancing performance
- Superscalar lecture notes
- MIPS R10K reading on course web page
- Chapter 5: Memory Hierarchy
- Caches, virtual memory
- SECDED (handout)
- Chapter 6: I/O
- Chapter 5.7-5.9, 7: Multiprocessors
- Lecture notes on power and multicore
- Lecture notes on multithreading

