

Pipelining

- Forecast
 - Big Picture
 - Datapath
 - Control
 - Data Hazards
 Stalls
 - Forwarding
 - Control Hazards
 - Exceptions



Multicycle

• Multicycle implementation:

| Cycle: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 1 | 1 | 1 | 1 |
|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Instr: | | | | | | | | | | 0 | 1 | 2 | 3 |
| i | F | D | Х | М | W | | | | | | | | |
| i+1 | | | | | | F | D | Х | | | | | |
| i+2 | | | | | | | | | F | D | Х | М | |
| i+3 | | | | | | | | | | | | | F |
| i+4 | | | | | | | | | | | | | |

Multicycle

- Multicycle implementation
 - CPI = 3, 4, 5
 - Cycle = max(memory, RF, ALU, mux, control)
 - $= \max(500, 250, 500) = 500 \text{ ps}$
 - Time/prog = P x 4 x 500 = P x 2000ps = P x 2ns
- Would like:
 - CPI = 1 + overhead from hazards (later)
 - Cycle = 500ps + overhead
 - In practice, ~3x improvement

Big Picture

- Instruction latency = 5 cycles
- Instruction throughput = 1/5 instr/cycle
- CPI = 5 cycles per instruction
- Instead
 - Pipelining: process instructions like a lunch buffet
 - ALL microprocessors use it
 - E.g. Core i7, AMD Barcelona, ARM11

Big Picture

- Instruction Latency = 5 cycles (same)
- Instruction throughput = 1 instr/cycle
- CPI = 1 cycle per instruction
- CPI = cycle between instruction completion = 1





| Configuration | Delay | MPS | Area (FF/wiring) | Area Increase |
|---------------|----------|-------------|-------------------|---------------|
| Combinational | 3.52ns | 284 | 7535 (/1759) | |
| 2 Stages | 1.87ns | 534 (1.9x) | 8725 (1078/1870) | 16% |
| 4 Stages | 1.17ns | 855 (3.0x) | 11276 (3388/2112) | 50% |
| 8 Stages | 0.80ns | 1250 (4.4x) | 17127 (8938/2612) | 127% |
| Dinalina of | ficiency | | | |



Pipelining Idealisms

- Uniform subcomputations
- Can pipeline into stages with equal delay
- Identical computations
 - Can fill pipeline with identical work
- Independent computations
 - No relationships between work units
- Are these practical?
- No, but can get close enough to get significant speedup

Complications

- Datapath
 - Five (or more) instructions in flight
- Control
 - Must correspond to multiple instructions
- Instructions may have
 - data and control flow *dependences*
 - I.e. units of work are not independent
 - One may have to stall and wait for another









Control Dependences

- Conditional branches
 - Branch must execute to determine which instruction to fetch next
 - Instructions following a conditional branch are control dependent on the branch instruction

Example (quicksort/MIPS) # for(: [i < high) && (array[] < array[low]) : ++j): # for = j # for =

Resolution of Pipeline Hazards

- · Pipeline hazards
 - Potential violations of program dependences
 - Must ensure program dependences are not violated
- Hazard resolution
 - Static: compiler/programmer guarantees correctness
 - Dynamic: hardware performs checks at runtime
- Pipeline interlock
 - Hardware mechanism for dynamic hazard resolution
 - Must detect and enforce dependences at runtime

Pipeline Hazards

- Necessary conditions:
 - WAR: write stage earlier than read stage
 Is this possible in IF-RD-EX-MEM-WB ?
 - WAW: write stage earlier than write stage
 Is this possible in IF-RD-EX-MEM-WB ?
 - RAW: read stage earlier than write stageIs this possible in IF-RD-EX-MEM-WB?
- If conditions not met, no need to resolve
- Check for both register and memory





F D X M W

sub

| • Dete | ct | der | en | dei | nce | ar | nd s | stal | 11: | | | | |
|-------------------------|--------|--------|--------------|--------|--------|----|------|------|-----|--------|--------|--------|--------|
| – ad | d \$ | 1.\$ | 2.5 | \$3 | | | | | | | | | |
| - 511 | | 4 \$ | -, ` 5 `(| \$1 | | | | | | | | | |
| - 30 | υ ψ | τ, φ | ., . | μī | | | | | | | | | |
| | | | | | | | | | | | | | |
| C1 | 1 | 2 | 2 | 4 | 5 | 6 | 7 | 0 | 0 | 1 | 1 | 1 | 1 |
| Cycle: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 1 | 1 | 1 | 1 |
| Cycle: Instr: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 1 0 | 1 1 | 1 2 | 1 3 |
| Cycle: Instr: add | 1 F | 2 D | 3 X | 4 M | 5 W | 6 | 7 | 8 | 9 | 1 0 | 1 1 | 1 2 | 1 3 |

Control Dependence

- One instruction affects which executes next - sw \$4, 0(\$5)
 - bne \$2, \$3, loop

| \$7, \$8 | sub \$6, |
|----------|----------|
| \$7, \$8 | sub \$6, |

| Cycle: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 1 | 1 | 1 | 1 |
|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Instr: | | | | | | | | | | 0 | 1 | 2 | 3 |
| sw | F | D | Х | М | W | | | | | | | | |
| bne | | F | D | У | М | W | | | | | | | |
| sub | | | F | D | Х | М | W | | | | | | |



Pipelined Datapath

- Start with single-cycle datapath
- Pipelined execution
 - Assume each instruction has its own datapath
 But each instruction uses a different part in every cycle
 - Multiplex all on to one datapath
 - Latches separate cycles (like multicycle)
- Ignore hazards for now
 - Data
 control



Pipelined Datapath

- Instruction flow
 - add and load
 - Write of registers
 - Pass register specifiers
- Any info needed by a later stage gets passed down the pipeline
 - E.g. store value through EX







Pipelined Control

- Controlled by different instructions
- Decode instructions and pass the signals down the pipe
- Control sequencing is embedded in the pipeline
 - No explicit FSM
 - Instead, distributed FSM

Pipelining

- Not too complex yet
 - Data hazards
 - Control hazards
 - Exceptions

RAW Hazards

• Must first detect RAW hazards – Pipeline analysis proves that WAR/WAW don't occur

ID/EX.WriteRegister = IF/ID.ReadRegister1

ID/EX.WriteRegister = IF/ID.ReadRegister2

EX/MEM.WriteRegister = IF/ID.ReadRegister1

- ${\sf EX/MEM.WriteRegister} = {\sf IF/ID.ReadRegister2}$
- MEM/WB.WriteRegister = IF/ID.ReadRegister1
- MEM/WB.WriteRegister = IF/ID.ReadRegister2

RAW Hazards

- Not all hazards because
 - WriteRegister not used (e.g. sw)
 - ReadRegister not used (e.g. addi, jump)
 - Do something only if necessary

RAW Hazards

- Hazard Detection Unit
- Several 5-bit (or 6-bit) comparators
- Response? Stall pipeline
 - Instructions in IF and ID stay
 - IF/ID pipeline latch not updated
 - Send 'nop' down pipeline (called a bubble)
 - PCWrite, IF/IDWrite, and nop mux

RAW Hazard Forwarding

- A better response forwarding – Also called bypassing
- Comparators ensure register is read after it is written
- Instead of stalling until write occurs
 - Use mux to select forwarded value rather than register value
 - Control mux with hazard detection logic



Write before Read RF

- Register file design
 - 2-phase clocks common
 - Write RF on first phase
 - Read RF on second phase
- Hence, same cycle:
 - Write \$1
 - Read \$1
- No bypass needed
 - If read before write or DFF-based, need bypass







Control Flow Hazards

- Control flow instructions
 - branches, jumps, jals, returns
 - Can't fetch until branch outcome known
 - Too late for next IF

Control Flow Hazards

- What to do?
 - Always stall
 - Easy to implement
 - Performs poorly
 - $-1/6^{\text{th}}$ instructions are branches, each branch takes 3 cycles
 - CPI = 1 + 3 x 1/6 = 1.5 (lower bound)

Control Flow Hazards

- Predict branch not taken
- Send sequential instructions down pipeline
- Kill instructions later if incorrect
- Must stop memory accesses and RF writes
- Late flush of instructions on misprediction
 - Complex
 - Global signal (wire delay)

Control Flow Hazards

- Even better but more complex – Predict taken
 - Predict both (eager execution)
 - Predict one or the other dynamically
 - Adapt to program branch patterns
 - Lots of chip real estate these days
 - Pentium III, 4, Alpha 21264Current research topic
 - More later (lecture on branch prediction)

Control Flow Hazards

- Another option: delayed branches
 - Always execute following instruction
 - "delay slot" (later example on MIPS pipeline)
 - Put useful instruction there, otherwise 'nop'
- A mistake to cement this into ISA
 - Just a stopgap (one cycle, one instruction)
 - Superscalar processors (later)
 - Delay slot just gets in the way (special case)

Exceptions and Pipelining

- add \$1, \$2, \$3 overflows
- A surprise branch
 - Earlier instructions flow to completion
 - Kill later instructions
 - Save PC in EPC, set PC to EX handler, etc.
- Costs a lot of designer sanity
 - 554 teams that try this sometimes fail

Exceptions

- Even worse: in one cycle - I/O interrupt
 - User trap to OS (EX)
 - Illegal instruction (ID)
 - Arithmetic overflow
 - Hardware error
 - Etc.
- Interrupt priorities must be supported

