


Superscalar Pipeline Design


- Instruction Fetching Issues
- Instruction Decoding Issues
- Instruction Dispatching Issues
- Instruction Execution Issues
- Instruction Completion & Retiring Issues


13


15


© Shen, Lipasti


















































Branch Speculation

- Leading Speculation
 - 1. Tag speculative instructions
 - 2. Advance branch and following instructions
 - 3. Buffer addresses of speculated branch instructions
- <u>Trailing Confirmation</u>
 - 1. When branch resolves, remove/deallocate speculation tag
 - 2. Permit completion of branch and following instructions


© Shen, Lipasti










Pentium Pro Fetch/Decode












Necessity of Instruction Dispatch




Centralized Reservation Station




Distributed Reservation Station





40





© Shen_Linasti

















- Advance instruction to reservation station - Wait for rename register tag to trigger issue
- Reservation station enables out-of-order issue
 - Newer instructions can bypass stalled instructions


© Shen_Linasti


"Dataflow Engine" for Dynamic Execution Reg. Write Back Dispatch Buffer Dispatch Reg. File Ren. Reg. Allocate Reorde Buffer entries servation tations ł Branch Integer Integer Load/ Float.-Forwarding Point Store results to Res. Sta. & rename egisters Reorder Buffer Managed as a queue; Maintains sequential order of all Instructions in flight I HH Complete © Shen Linasti











A Dynamic Superscalar Processor

