

Cache Misses and Performance


- Miss penalty
 - Detect miss: 1 or more cycles
 - Find victim (replace line): 1 or more cyclesWrite back if dirty
 - Request line from next level: several cycles
 - Transfer line from next level: several cycles
 (block size) / (bus width)
 - Fill line into data array, update tag array: 1+ cycles
 - Resume execution
- In practice: 6 cycles to 100s of cycles

© Hill, Lipasti

Cache Miss Rate

- Determined by:
 - Program characteristics
 - Temporal locality
 - Spatial locality
 - Cache organization
 - · Block size, associativity, number of sets

© Hill, Lipasti








First-ever reference to a given block of memory


- Capacity
 - Working set exceeds cache capacity
 - Useful blocks (with future references) displaced
- Conflict
 - Placement restrictions (not fully-associative) cause useful blocks to be displaced
 - Think of as capacity within set


© Hill, Lipasti




















CPI = $\frac{cycles_{hit}}{inst}$ + $\sum_{l=1}^{n} P_l \times MPI_l$ CPI = $1.15 + \frac{8cycles}{miss} \times \left(\frac{0.02miss}{inst} + \frac{0.04miss}{inst}\right)$ + $\frac{19cycles}{miss} \times \frac{0.40miss}{ref} \times \frac{0.06ref}{inst}$ = $1.15 + 0.48 + \frac{19cycles}{miss} \times \frac{0.024miss}{inst}$ = 1.15 + 0.48 + 0.456 = 2.086

