


Memory Type	Placement	Comments
Registers	Anywhere; Int, FP, SPR	Compiler/programmer manages
Cache (SRAM)	Fixed in H/W	Direct-mapped, set-associative, fully-associative
DRAM	Anywhere	O/S manages
Disk	Anywhere	O/S manages



Main Memory and Virtual Memory

- Use of virtual memory
 - Main memory becomes another level in the memory hierarchy
 - Enables programs with address space or working set that exceed physically available memory
 - No need for programmer to manage overlays, etc.Sparse use of large address space is OK
 - Allows multiple users or programs to timeshare
 - limited amount of physical memory space and address space
- Bottom line: efficient use of expensive resource, and ease of programming

© Hill, Lipasti

© Hill, Lipasti

Virtual Memory EnablesUse more memory than system has Program can think it is the only one running Don't have to manage address space usage across programs E.g. think it always starts at address 0x0 Memory protection Each program has private VA space: no-one else can clobber Better performance Start running a large program before all of it has been loaded from disk


© Hill, Lipasti


Virtual Memory – Placement Main memory managed in larger blocks *Page size* typically 4K – 16K Fully flexible placement; fully associative Operating system manages placement Indirection through *page table*Maintain mapping between: Virtual address (seen by programmer) Physical address (seen by main memory)

Virtual Memory – Placement

- Fully associative implies expensive lookup?
 - In caches, yes: check multiple tags in parallel
- In virtual memory, expensive lookup is avoided by using a level of indirection
 - Lookup table or hash table
 - Called a *page table*

© Hill, Lipasti





Virtual Memory - Write Policy

• Write back

- Disks are too slow to write through


- Page table maintains dirty bit
 - Hardware must set dirty bit on first write
 - O/S checks dirty bit on eviction
 - Dirty pages written to backing store
 Disk write, 10+ ms


© Hill, Lipasti


Virtual Memory Implementation


- Caches have fixed policies, hardware FSM for control, pipeline stall
- VM has very different miss penalties – Remember disks are 10+ ms!
- Hence engineered differently


© Hill, Lipast
































Error Correcting Codes


Probabilities:

P(1 word no errors) > P(single error) > P(two errors) >> P(>2 errors)

- Detection signal a problem
- · Correction restore data to correct value
- Most common
 - Parity single error detection
 - SECDED single error correction; double bit detection
- <u>Supplemental reading on course web page!</u>

© Hill, Lipasti


Power	Correct	#bits	Comments
Nothing	0,1	1	
SED	00,11	2	01,10 detect errors
SEC	000,111	3	001,010,100 => 0
			110,101,011 => 1
SECDED	0000,1111	4	One 1 => 0
			Two 1's => error
			Three 1's \Rightarrow 1




ECC

• Reduce overhead by doing codes on word, not bit

	# bits	SED overhead	SECDED overhead	
	1	1 (100%)	3 (300%)	
	32	1 (3%)	7 (22%)	
	64	1 (1.6%)	8 (13%)	
	n	1 (1/n)	$1 + \log_2 n + a$ little	
© Hill, Lip	oasti			





© Hill, Lipasti

ECC Syndrome

Syndrome	Parity	Implications	
0	OK	data ₁ ==data ₀	
n != 0	Not OK	Flip bit n of data ₁ to get data ₀	
n != 0	OK	Signal uncorrectable error	
ipasti	<u> </u>		

