ECE/CS 552: Instruction Sets

Instructor:Mikko H. Lipasti

Fall 2010 University of Wisconsin-Madison

Lecture notes partially based on set created by Mark Hill.

Instructions (354 Review)

- Instructions are the "words" of a computer
- Instruction set architecture (ISA) is its
- vocabulary
 This defines most of the interface to the processor (not quite everything)
- Implementations can and do vary
 Intel 486->Pentium->P6->Core Duo->Core i7

Instructions cont'd

- MIPS ISA used in 552:
- Simple, sensible, regular, widely used
- Most common: x86 (IA-32)
 Intel Pentium/Core i7, AMD Athlon, etc.
- Others:
- Others:
- PowerPC (Mac, IBM servers)SPARC (Sun)
- SPARC (Sun)
- ARM (cell phones, embedded systems)We won't write programs in this course

Forecast

- Basics
- Registers and ALU ops
- Memory and load/store
- Branches and jumps
- Etc.

Basics

- C statement
- $\mathbf{f} = (\mathbf{g} + \mathbf{h}) (\mathbf{i} + \mathbf{j})$
- MIPS instructions
 - add t0, g, h
 - add t1, i, j
 - sub f, t0, t1
- Opcode/mnemonic, operands, source/destination

Basics

- Opcode: specifies the kind of operation (mnemonic)
- Operands: input and output data (source/destination)
- Operands t0 & t1 are temporaries
- One operation, two inputs, one output
- Multiple instructions for one C statement

Why not bigger instructions?

- Why not "f = (g + h) (i + j)" as one instruction?
- Church's thesis: A very primitive computer can compute anything that a fancy computer can compute – you need only logical functions, read and write memory, and data-dependent decisions
- Therefore, ISA selected for practical reasons: - Performance and cost, not computability
- · Regularity tends to improve both
 - E.g. H/W to handle arbitrary number of operands is complex and slow and UNNECESSARY

Registers and ALU ops

- Operands must be registers, not variables - add \$8, \$17, \$18
 - add \$9, \$19, \$20
 - sub \$16, \$8, \$9
- MIPS has 32 registers \$0-\$31
- \$8 and \$9 are temps, \$16 is f, \$17 is g, \$18 is h, \$19 is i and \$20 is j
- MIPS also allows one constant called "immediate"
 - Later we will see immediate is restricted to 16 bits







Memory and load/store

- Important for arrays

 A[i] = A[i] + h
 # \$8 is temp, \$18 is h, \$21 is (i x 4)
 # Astart is &A[0] is 0x8000
 lw \$8, Astart(\$21) # or 8000(\$21)
 add \$8, \$18, \$8
 sw \$8, Astart(\$21)
- MIPS has other load/store for bytes and halfwords



Aside on "Endian"

- Big endian: MSB at address xxxxx00 - E.g. IBM, SPARC
- Little endian: MSB at address xxxxx11 - E.g. Intel x86
- Mode selectable
 - E.g. PowerPC, MIPS







Branches and Jumps

- Other MIPS branches/jumps beq \$8, \$9, imm # if (\$8=\$9) PC = PC + imm<< 2 else PC += 4; bne ... slt, sle sgt, sge
- With immediate, unsigned j addr # PC = addr jr \$12 # PC = \$12 jal addr # \$31 = PC + 4; PC = addr; used for ???



Instruction Format

- R-format
 - Opc rs rt rd shamt function
 - 65 5 5 5 6
- Digression:
- How do you store the number 4,392,976?
 Same as add \$1, \$2, \$3
- Stored program: instructions are represented as numbers
 - Programs can be read/written in memory like numbers

Instruction Format

- Other R-format: addu, sub, subi, etc.
- Assembly: lw \$1, 100(\$2)
- Machine: 100011 00010 00000 000000001100100 lw 2 1 100 (in binary)
- I-format

- 6

- Opc rs rt address/immediate
 - 5 5 16

Instruction Format

- I-format also used for ALU ops with immediates - addi \$1, \$2, 100
 - $\ 001000 \ 00010 \ 00001 \ 000000001100100$
- All loads and stores use I-format

Instruction Format

beq \$1, \$2, 7 000100 00001 00010 0000 0000 0111 DG = (0000 0111 - 0)/(1 - 0)

- PC = PC + (0000 0111 << 2) # word offset
- Finally, J-format J address Opcode addr 6 26
- 6 26Addr is weird in MIPS:
- Add is welld in MIPS. addr = 4 MSB of PC // addr // 00













Addressing Modes

- Not found in MIPS:
 - Indexed: add two registers base + index
 - Indirect: M[M[addr]] two memory references
 - Autoincrement/decrement: add operand size
 - Autoupdate found in PowerPC, PA-RISC
 Like displacement, but update base register

Addressing Modes



Addressing Modes

for(i=0; i < N, i += 1) sum += A[i]; # \$7 is sum, \$8 is &a[i], \$9 is N,\$2 is tmp, \$3 is i*4 Inner loop: Or: lw \$2, 0(\$8) lwupdate \$2, 4(\$8) addi \$8, \$8, 4 add \$7, \$7, \$2 add \$7, \$7, \$2 Where's the bug? Before loop: sub \$8, \$8, 4



Sor	ne	Intel	x86	(IA-32)	History

Year	CPU	Comment		
1978	8086	16-bit with 8-bit bus from 8080; selected for IBM PC		
1980	8087	Floating Point Unit		
1982	80286	24-bit addresses, memory-map, protection		
1985	80386	32-bit registers, flat memory addressing, paging		
1989	80486	Pipelining		
1992	Pentium	Superscalar		
1995	Pentium Pro	Out-of-order execution, 1997 MMX		
1999	P-III	SSE – streaming SIMD		

Intel 386 Registers & Memory

Registers

- 8 32b registers (but backward 16b & 8b: EAX, AX, AH, AL)
- 4 special registers: stack (ESP) & frame (EBP)
- Condition codes: overflow, sign, zero, parity, carry
- Floating point uses 8-element stack
- Memory
 - Flat 32b or segmented (rarely used)
 - Effective address = (base_reg + (index_reg x scaling_factor) + displacement)

Intel 386 ISA

- Two register instructions: src1/dst, src2 reg/reg, reg/immed, reg/mem, mem/reg, mem/imm
- Examples mov EAX, 23 # 32b 2's C imm 23 in EAX neg [EAX+4] # M[EAX+4] = -M[EAX+4] faddp ST(7), ST # ST = ST + ST(7) jle label # PC = label if sign or zero flag set

Intel 386 ISA cont'd

- Decoding nightmare
 - Instructions 1 to 17 bytes
 - Optional prefixes, postfixes alter semantics
 AMD64 64-bit extension: 64b prefix byte
 - Crazy "formats"
 - E.g. register specifiers move around
 - But key 32b 386 instructions not terrible
 - Yet entire ISA has to correctly implemented

Current Approach

- Current technique used by Intel and AMD
 - Decode logic translates to RISC uops
 - Execution units run RISC uops
 - Backward compatible
 - Very complex decoder
 - Execution unit has simpler (manageable) control logic, data paths
- We use MIPS to keep it simple and clean
- Learn x86 on the job!

Complex Instructions

- More powerful instructions not faster
- E.g. string copy
 - Option 1: move with repeat prefix for memory-to-memory move
 Special-purpose
 - Option 2: use loads/stores to/from registers
 - Generic instructions
- Option 2 faster on same machine!
- (but which code is denser?)

Conclusions

- Simple and regular
- Constant length instructions, fields in same placeSmall and fast
 - Small number of operands in registers
- Compromises inevitable
- Pipelining should not be hindered
- Make common case fast!
- Backwards compatibility!