ECE/CS 552: Parallel Processors

Instructor: Mikko H Lipasti

Fall 2010 University of Wisconsin-Madison

Parallel Processors

- Why multicore now?
- Thread-level parallelism
- Shared-memory multiprocessors – Coherence
 - Memory ordering
 Split-transaction buses
- Multithreading
- Multicore processors

© Hill, Lipasti









Frequency/Voltage relationship

- · Lower voltage implies lower frequency
 - Lower V_{th} increases delay to sense/latch 0/1
- Conversely, higher voltage enables higher frequency • Overclocking
- Sorting/binning and setting various V_{dd} & V_{th}
 - Characterize device, circuit, chip under varying stress conditions
 - Black art very empirical & closely guarded trade secret
 - Implications on reliability Safety margins, product lifetime
 - This is why overclocking is possible

Frequency/Voltage Scaling

- Voltage/frequency scaling rule of thumb:
- +/- 1% performance buys -/+ 3% power (3:1 rule)
- Hence, any power-saving technique that saves less than 3x power over performance loss is uninteresting
- Example 1:
 - New technique saves 12% power
 - However, performance degrades 5%
 - Useless, since 12 < 3 x 5 - Instead, reduce f by 5% (also V), and get 15% power savings
- Example 2:
 - New technique saves 5% power
 - Performance degrades 1%
- Useful, since $5 > 3 \ge 1$
- · Does this rule always hold?



- Your cellphone
- Baseband/DSP/application/graphics











Thread-level Parallelism



Reduces effectiveness of temporal and spatial locality

Thread-level Parallelism

- Motivated by time-sharing of single CPU
- OS, applications written to be multithreaded
- Quickly led to adoption of multiple CPUs in a single system
 - Enabled scalable product line from entry-level single-CPU systems to high-end multiple-CPU systems
 Same applications, OS, run seamlessly
 Adding CPUs increases throughput (performance)
- - Coarse-grained multithreading
 Fine-grained multithreading

 - Simultaneous multithreading
 - Multiple processor cores per die
 - Chip multiprocessors (CMP)
 Chip multithreading (CMT)



- Instantaneous propagation of writes: coherence required

UMA vs. NUMA











Current State s	Event and Local Coherence Controller Responses and Actions (s' refers to next state)						
	Local Read (LR)	Local Write (LW)	Local Eviction (EV)	Bus Read (BR)	Bus Write (BW)	Bus Upgrade (BU)	
Invalid (I)	Issue bus read if no sharers then s' = E else s' = S	Issue bus write s' = M	$s^* = I$	Do nothing	Do nothing	Do nothing	
Shared (S)	Do nothing	Issue bus upgrade s' = M	$s^* = I$	Respond shared	$\mathbf{s^*} = \mathbf{I}$	$\mathbf{s}^{\star} = \mathbf{I}$	
Exclusive (E)	Do nothing	s' = M	s' = I	Respond shared s' = S	$s^{\star} = I$	Error	
Modified (M)	Do nothing	Do nothing	Write data back; s' = I	Respond dirty; Write data back; s' = S	Respond dirty; Write data back; s' = I	Error	

Snoopy Cache Coherence

- Snooping implementation
 - Origins in shared-memory-bus systems All CPUs could observe all other CPUs requests on the bus; hence "snooping'
 - Bus Read, Bus Write, Bus Upgrade
 - React appropriately to snooped commands

 Invalidate shared copies
 - - Provide up-to-date copies of dirty lines
 - Flush (writeback) to memory, or
 Direct intervention (modified intervention or dirty miss)

Directory Cache Coherence

- Directory implementation
 - Extra bits stored in memory (directory) record MSI state of line Memory controller maintains coherence based on the current state
 - Other CPUs' commands are not snooped, instead:
 - Directory forwards relevant commands Ideal filtering: only observe commands that you need to
 - observe Meanwhile, bandwidth at directory scales by adding memory controllers as you increase size of the system • Leads to very scalable designs (100s to 1000s of CPUs)
- Can provide both snooping & directory
- AMD Opteron switches based on socket count



If consistency model allows loads to execute ahead of stores, Dekker's algorithm no longer works
 Common ISAs allow this: IA-32, PowerPC, SPARC, Alpha



- Track which addresses were touched speculatively
- Force replay (in order execution) of such references
 - that collide with coherence activity (snoops)

Sequential Consistency [Lamport 1979]



- Processors treated as if they are interleaved processes on a single time-shared CPU
 - All references must fit into a total global order or interleaving that does not violate any CPUs program order
- Otherwise sequential consistency not maintained Now Dekker's algorithm will work
- Appears to preclude any OOO memory references Hence precludes any real benefit from OOO CPUs

High-Performance Sequential Consistency



- Load queue records all speculative loads Bus writes/upgrades are checked against LQ
- Any matching load gets marked for replay At commit, loads are checked and replayed if necessary
- Results in machine flush, since load-dependent ops must also replay Practically, conflicts are rare, so expensive flush is OK

Multithreading

- Basic idea: CPU resources are expensive and should not be left idle 1960's: Virtual memory and multiprogramming VM/MP invented to tolerate latency to secondary storage (disk/tape/etc.)
- Processor:secondary storage cycle-time ratio: microseconds to tens of milliseconds (1:10000 or more)
- OS context switch used to bring in other useful work while waiting for page fault or explicit read/write Cost of context switch must be much less than I/O latency (easy)
- 1990's: Memory wall and multithreading
 Processor: non-cache storage cycle-time ratio: nanosecond to fractions of a microsecond (1:500 or worse) H/W task switch used to bring in other useful work while waiting for cache miss
- Cost of context switch must be much less than cache miss latency
 Very attractive for applications with abundant thread-level parallelism
 - Commercial multi-user workloads

Approaches to Multithreading

- Fine-grained multithreading
 - Switch contexts at fixed fine-grain interval (e.g. every cycle)
 - Need enough thread contexts to cover stalls
 - Example: Tera MTA, 128 contexts, no data caches
- Benefits:
- Conceptually simple, high throughput, deterministic behavior
- Drawback:
 - Very poor single-thread performance

Approaches to Multithreading

- Coarse-grained multithreading
 - Switch contexts on long-latency events (e.g. cache misses)
 - Need a handful of contexts (2-4) for most benefit
- Example: IBM Northstar, 2 contexts
- Benefits:
 - Simple, improved throughput (~30%), low cost
 - Thread priorities mostly avoid single-thread slowdown
- Drawback:
 - Nondeterministic, conflicts in shared caches
 - Not suitable for out-of-order processors

Approaches to Multithreading

- Simultaneous multithreading
- Multiple concurrent active threads (no notion of thread switching)
- Need a handful of contexts for most benefit (2-8) • Example: Intel P4, Core i7, IBM Power 5/6/7,
- Benefits:
 - Natural fit for OOO superscalar - Improved throughput
 - Low incremental cost
- Drawbacks:
 - Additional complexity over OOO superscalar - Cache conflicts





Approaches to Multithreading

• Chip Multiprocessors (CMP)

• Becoming very popular

Processor	Cores/ chip	Multi- threaded?	Resources shared
IBM Power 4	2	No	L2/L3, system interface
IBM Power 5	2	Yes (2T)	Core, L2/L3, system interface
Sun Ultrasparc	2	No	System interface
Sun Niagara	8	Yes (4T)	Everything
Intel Pentium D	2	Yes (2T)	Core, nothing else
Intel Core i7	4	Yes	L3, DRAM, system interface
AMD Opteron	2, 4, 6, 12	No	L3, DRAM, system interface

Approaches to Multithreading

- Chip Multithreading (CMT)
- Similar to CMP
- Share something in the core:
 Expensive resource, e.g. floating-point unit (FPU)
- Also share L2, system interconnect (memory and I/O bus)Example:
- Sun Niagara, 8 cores, one FPU
 AMD Bulldozer, FPU shared by two adjacent cores
- Benefit: amortize cost of expensive resource
- Drawbacks:
- Shared resource may become bottleneck
- Next generation Niagara does not share FPU

MT Approach	Resources shared between threads	Context Switch Mechanism	
None	Everything	Explicit operating system context switch	
Fine-grained	Everything but register file and control logic/state	Switch every cycle	
Coarse-grained	Everything but I-fetch buffers, register file and con trol logic/state	Switch on pipeline stall	
SMT	Everything but instruction fetch buffers, return address stack, architected register file, control logic/state, reorder buffer, store queue, etc.	All contexts concurrently active; no switching	
CMT	Various core components (e.g. FPU), secondary cache, system interconnect	All contexts concurrently active; no switching	
CMP	Secondary cache, system interconnect	All contexts concurrently active; no switching	

IBM Power4: Example CMP





- Use multithreading to cover pipeline stalls
- Modest frequency target (1.2 GHz)









- Example of *application-specific* system optimization
 - Exploit application behavior (e.g. TLP, cache misses, low ILP)
 - Build very efficient solution
- Downsides
 - Loss of general-purpose suitability
 - E.g. poorly suited for software development (parallel make, gcc)
 - Very poor FP performance (fixed in Niagara 2)

